首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种面向航天器综合电子的ASIC芯片设计
引用本文:周莉,安军社,方青文,蔡飞.一种面向航天器综合电子的ASIC芯片设计[J].空间科学学报,2014,34(4):497-504.
作者姓名:周莉  安军社  方青文  蔡飞
作者单位:1.中国科学院空间科学与应用研究中心 北京 100190
基金项目:国家重大科技专项(TY3-201106);中国科学院空间科学战略性先导科技专项(XDA04070000)共同资助
摘    要:航天器综合电子系统通用功能集成并芯片化是目前航天器电子系统的发展趋势. 针对中国航天器电子系统小型化、综合化的应用需求,提出一种面向航天器综合电子的ASIC芯片设计方案,分析了ASIC芯片设计中的关键技术,包括芯片系统工作模式、IP核的开发应用、可靠性和低功耗设计,1553B简易终端控制模式是芯片的技术特色和典型应用. ASIC芯片的功能设计、系统仿真验证、FPGA验证和物理设计均已完成,进入流片状态. 芯片的FPGA验证结果证明了芯片设计的有效性和可靠性. ASIC芯片旨在达到国军标548S的要求,应用场景是航天器内数据总线接口单元和遥测遥控. 

关 键 词:航天器综合电子系统    数据管理系统    ASIC芯片    MIL-STD-1553B总线    遥测遥控
收稿时间:2013-04-22

Design of an ASIC Chip for Spacecraft Integrated Avionics
Institution:1.Center for Space Science and Applied Research, Chinese Academy of Sciences, Beijing 1001902.University of Chinese Academy of Sciences, Beijing 1000493.Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190
Abstract:It is a trend to put the common spacecraft engineering requirements into one chip, which can miniaturize spacecraft avionics and reduce the repeated work for spacecraft engineers. Based on the analysis of space application requirements, the system design of an ASIC (Application Specific Integrated Circuit) chip for spacecraft telemetry and command system is proposed. Firstly, the chip system architecture is described. Secondly, four key techniques of the ASIC chip design are presented in detail, including design of the chip working modes, design of onchip IP cores, design of reliability, and the design of low power consumption technology. 1553B RT working mode of this ASIC is different and special from other space chips. The system test results based on FPGA show the validity and reliability of the ASIC system design. Finally, some promising applications of the ASIC chip are described. 
Keywords:
本文献已被 CNKI 等数据库收录!
点击此处可从《空间科学学报》浏览原始摘要信息
点击此处可从《空间科学学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号