| FPGA中信道化接收机的建模与高效实现 |
| |
| 引用本文： | 吴拓,张恒.FPGA中信道化接收机的建模与高效实现[J].航天电子对抗,2010,26(2):45-48. |
| |
| 作者姓名： | 吴拓 张恒 |
| |
| 作者单位： | 华航无线电测量研究所,北京,100013 |
| |
| 摘 要： | 全数字信道化接收机具有高截获概率、全景式接收与参数修改方便等优点,在电子侦察对抗中起着十分重要的作用。基于FPGA对实信号信道化接收机进行了建模,并试验出一种高效验证实现方法,使得FPGA内全数字信道化接收机的研制周期大大缩短。
|
| 关 键 词： | 信道化 数字接收机 FPGA |
Model and effective realization of channelized digital receiver based on FPGA |
| |
| Wu Tuo,Zhang Heng.Model and effective realization of channelized digital receiver based on FPGA[J].Aerospace Electronic Warfare,2010,26(2):45-48. |
| |
| Authors: | Wu Tuo Zhang Heng |
| |
| Institution: | (Huahang Institute of Radio Measurement,Beijing 100013,China) |
| |
| Abstract: | The channelized digital receiver has many advantages such as the high efficiency of radar signal capture,landscape receiveing and easy modifying circuit parameters.The channelized digital receiver plays an important role in the EW.The model based on FPGA is established.The circuit is realized by a high efficiency method.It reduces the develop period of the channelized digital receiver. |
| |
| Keywords: | FPGA |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
