| 基于FPGA的1553B总线编码解码器的设计 |
| |
| 引用本文： | 李志刚,盖宇.基于FPGA的1553B总线编码解码器的设计[J].航空计测技术,2006,26(4):45-48. |
| |
| 作者姓名： | 李志刚 盖宇 |
| |
| 作者单位： | 空军贵阳局,贵州贵阳550025 |
| |
| 摘 要： | 介绍用现场可编程逻辑器件(FPGA)设计实现1553B总线接口板中的曼彻斯特码编解码器.该设计采用VHDL硬件描述语言编程,并用专门的综合工具Synplify对设计进行综合、优化,在Modelsim进行时序仿真,最后在FPGA上实现.
|
| 关 键 词： | 曼彻斯特码 1553B总线 FPGA VHDL |
| 文章编号： | 1002-6061(2006)04-0045-04 |
| 收稿时间： | 2006-01-09 |
| 修稿时间： | 2006-05-22 |
The Design of the Manchester Ⅱ Coders and Decoders for the 1553B Bus Based on FPGA |
| |
| LI Zhi-gang,GAI Yu.The Design of the Manchester Ⅱ Coders and Decoders for the 1553B Bus Based on FPGA[J].Aviation Metrology & Measurement Technology,2006,26(4):45-48. |
| |
| Authors: | LI Zhi-gang GAI Yu |
| |
| Institution: | Breau of Military Representative in Guiyang,Guiyang 550025,China |
| |
| Abstract: | This paper discusses the design and realization of the manchester II coders and decoders for the 1553B bus interface card based on FPGA,The design is described by VHDL language and be fitted to the FPGA chips after logic synthesizing based on Synplify and timing simulation based on Modelsim. |
| |
| Keywords: | the manchester II coders and decoders 1553B bus FPGA VHDL |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
