| 基于FPGA的FIR滤波器设计 |
| |
| 引用本文： | 刘金梅,姚晓琼,王玉峰.基于FPGA的FIR滤波器设计[J].华北航天工业学院学报,2008(4):13-15. |
| |
| 作者姓名： | 刘金梅 姚晓琼 王玉峰 |
| |
| 作者单位： | 北华航天工业学院电子工程系 |
| |
| 摘 要： | 本文详细介绍了基于Altera公司FPGA的DSP开发技术，通过实例FIR滤波器，阐述了基于DSP Builder的开发流程，并用ModelSim进行了仿真。
|
| 关 键 词： | FPGA DSP Builder 滤波器 |
The Design of FIR Filter Based on FPGA |
| |
| LIU Jin-mei YAO Xiao-qiong WANG Yu-feng.The Design of FIR Filter Based on FPGA[J].Journal of North China Institute of Astronautic Engineering,2008(4):13-15. |
| |
| Authors: | LIU Jin-mei YAO Xiao-qiong WANG Yu-feng |
| |
| Institution: | (Electronic Engineering Department, North China Institute of Aerospace Engineering, Langfang 065000, China) |
| |
| Abstract: | This article introduced the technique of DSP development based on the Altera FPGA.It also explained the development process of DSP Builder and completed the function simulation in Modelsim. |
| |
| Keywords: | FPGA DSP Builder filter |
| 本文献已被 CNKI 维普 等数据库收录！ |
