首页 | 本学科首页   官方微博 | 高级检索  
     检索      

CCSDS-RS(255, 223)码高速译码器的硬件实现研究
引用本文:张拯宁,李集林,战勇杰,刘长柱.CCSDS-RS(255, 223)码高速译码器的硬件实现研究[J].中国空间科学技术,2009,29(5).
作者姓名:张拯宁  李集林  战勇杰  刘长柱
作者单位:1. 中国空间技术研究院航天恒星科技有限公司,北京,100086
2. 北京遥感信息技术研究所,北京,100086
摘    要:研究了空间通信用高速Reed-Solomon(255, 223)码硬判决译码器的FPGA实现方法,提出一种新的纠错算法实现结构以最大程度提高译码器性能.设计中采用RiBM算法求解关键方程,并通过应用高速比特并行乘法器以及流水线和并行处理方法提高译码通过率.综合和测试验证结果显示,该译码器译码通过速率为1.7Gbit/s,译码延迟为296个时钟周期,优于目前同类型的RS译码器性能指标.

关 键 词:译码器算法  有限域  里德-索洛蒙码  空间数据系统体制  空间通信

Research on the Implementation of CCSDS-RS(255, 223) High Speed Decoder
Zhang Zhengning,Li Jilin,Zhan Yongjie,Liu Changzhu.Research on the Implementation of CCSDS-RS(255, 223) High Speed Decoder[J].Chinese Space Science and Technology,2009,29(5).
Authors:Zhang Zhengning  Li Jilin  Zhan Yongjie  Liu Changzhu
Abstract:Reed-Solomon(RS) code is a linear block code which has very strong capability of correcting random or burst errors. It has been widely used in various communication systems. A FPGA implementation of high speed RS (255,223) decoder used for space communication was presented and a new high speed error-correct architecture which using RiBM algorithm to solve the key equation for decoding Reed-Solomon codes was given. Moreover, high speed bit parallel Galois field multiplier and pipelining methods were used to achieve maximum decoding speed. Synthesis and experiments results show that the FPGA implementation of the decoder achieves a throughput of 1.7Gbit/s and decode delay of 296 clocks, the performance is multiple times higher than conventional design's.
Keywords:RiBM decode algorithm  Galois field  Reed-Solomon code  Consultative Committee for space Data systems  Space communication
本文献已被 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号