| 一种可配置组关联cache的行为级设计 |
| |
| 引用本文： | 邓发俊,王建生. 一种可配置组关联cache的行为级设计[J]. 航空计算技术, 2010, 40(1): 98-100,104 |
| |
| 作者姓名： | 邓发俊 王建生 |
| |
| 作者单位： | 中国航空计算技术研究所,陕西,西安,710068;中国航空计算技术研究所,陕西,西安,710068 |
| |
| 摘 要： | 组关联的cache在当前微处理器中广泛应用,cache是一个验证难度比较大的模块。如何缩短cache验证周期对缩短开发处理器的周期有重要意义。建立了一个可配置的组关联cache的行为级模型。可作为微处理器设计中cache验证的参考模型。
|
| 关 键 词： | 高速缓冲存储器 行为级设计 验证 仿真 |
Design of a Configurable Set Associative Cache on Behavioral Level |
| |
| DENG Fa-jun,WANG Jian-sheng. Design of a Configurable Set Associative Cache on Behavioral Level[J]. Aeronautical Computer Technique, 2010, 40(1): 98-100,104 |
| |
| Authors: | DENG Fa-jun WANG Jian-sheng |
| |
| Affiliation: | DENG Fa- jun, WANG Jian- sheng (Aeronautical Computing Technique Research Institute,Xi＇an 710065 ,China) |
| |
| Abstract: | Set associative cache is widely used in current microprocessor. Cache is a module which is comparatively difficult to verify. How to shorten the verification period of cache is significant to shortening the period of developing microprocessor. This paper establishes a behavioral level model of cache which is a configurable set associative model. This model can be treated as a reference model for cache verification in designing microprocessor. |
| |
| Keywords: | cache behavioral level design verification simulation |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
