首页 | 本学科首页   官方微博 | 高级检索  
     检索      

面向电子控制器测试的JTAG控制器IP软核设计
引用本文:杨聖魁,张天宏,邓志伟.面向电子控制器测试的JTAG控制器IP软核设计[J].航空动力学报,2011,26(1):234-240.
作者姓名:杨聖魁  张天宏  邓志伟
作者单位:1. 南京航空航天大学能源与动力学院,南京,210016
2. 南京航空航天大学能源与动力学院,南京,210016;中国航空工业集团公司中国航空动力控制系统研究所,无锡,214063
摘    要:基于可编程门阵列(FPGA)设计JTAG(joint test action group)控制器知识产权(IP)软核,可以实现在线测试.通过分析测试访问端口(TAP)控制器状态机及边界扫描专用控制器芯片原理,针对发动机控制器中常用的数字信号处理器(DSP)芯片,设计了JTAG控制器IP软核以及基于该IP软核的边界扫描测...

关 键 词:发动机电子控制器  边界扫描  机内测试  可编程门阵列  知识产权软核
收稿时间:2009/11/30 0:00:00
修稿时间:2010/8/31 0:00:00

Design of the IP soft core of JTAG controller for electronic engine controller
YANG Sheng-kui,ZHANG Tian-hong and DENG Zhi-wei.Design of the IP soft core of JTAG controller for electronic engine controller[J].Journal of Aerospace Power,2011,26(1):234-240.
Authors:YANG Sheng-kui  ZHANG Tian-hong and DENG Zhi-wei
Institution:YANG Sheng-kui1,ZHANG Tian-hong1,DENG Zhi-wei1,2(1.College of Energy and Power Engineering,Nanjing University of Aeronautics and Astronautics,Nanjing 210016,China,2.Aviation Motor Control System Institute,Aviation Industry Corporation of China,Wuxi 214063,China)
Abstract:It is feasible to realize on-line test by designing an intellectual property(IP) soft core of JTAG(joint test action group) controller which is based on filed-programmable gate array(FPGA).Through analyzing the state machine of test access port(TAP) controller and the principle of some application specific integrated circuit(ASIC) for boundary scan controller,the IP soft core of JTAG controller was designed for digital signal process(DSP) which was used in an electronic engine controller(EEC).Meanwhile the ...
Keywords:electronic engine controller(EEC)  boundary scan  built in test(BIT)  field-programmable gate array(FPGA)  intellectual property(IP) soft core  
本文献已被 CNKI 万方数据 等数据库收录!
点击此处可从《航空动力学报》浏览原始摘要信息
点击此处可从《航空动力学报》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号