首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种基于FPGA单芯片的IRIG-B时间编码技术及其实现CSCD
引用本文:刘晖,骆长春,钟明皓.一种基于FPGA单芯片的IRIG-B时间编码技术及其实现CSCD[J].宇航计测技术,2015,35(4):69-74.
作者姓名:刘晖  骆长春  钟明皓
作者单位:1、酒泉卫星发射中心,甘肃 732750
摘    要:针对目前通用的IRIG-B时间编码技术电路设计繁琐复杂的问题,深入研究了IRIG-B时间编码技术,提出了基于FPGA(现场可编程门阵列)的单芯片解决方案,设计了VHDL与c语言软硬结合的编码算法,实现了IRIG-B时间编码并得以应用。该编码技术算法简洁、精度高、可移植性强,具有较好的应用前景和经济效益。

关 键 词:FPGA  时间编码技术  单芯片  FPGA  Time  coding  technology  Single-chip

A IRIG-B Time Encoding Technology Based on FPGA and Its Implementation
LIU Hui,LUO Chang-chun,ZHONG Ming-hao.A IRIG-B Time Encoding Technology Based on FPGA and Its Implementation[J].Journal of Astronautic Metrology and Measurement,2015,35(4):69-74.
Authors:LIU Hui  LUO Chang-chun  ZHONG Ming-hao
Institution:1、Jiuquan Satellite Launch Center, Gansu 732750
Abstract:In order to solve the complicated problems in circuit design of universal IRIG B time coding technology nowadays,IRIG-B time coding techniques are further researched and a new single-chip solution based on FPGA(Field Programmable Gate Array) is developed. Furthermore, coding algorithm with combination of VHDL hadware and C-language software is designed,which makes the IRIG-B time code realized and can be applied.The coding technology offers many advantages such as simple algorithm,high accuracy,good portability,which has good application prospects and better economic benefits.
Keywords:FPGA                                                                                                                        Time coding technology                                                                                                                        Single-chip
本文献已被 CNKI 维普 等数据库收录!
点击此处可从《宇航计测技术》浏览原始摘要信息
点击此处可从《宇航计测技术》下载免费的PDF全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号