| 等效性验证工具进行大规模FPGA验证探讨 |
| |
| 作者姓名： | 杨文强 门永平 丁宗杰 |
| |
| 作者单位： | 中国空间技术研究院西安分院,西安710000 |
| |
| 摘 要： | 文章分析了FPGA设计验证的一般流程，并以等效性验证原理为基础，结合等效性验证工具，探讨了大规模FPGA设计验证的工作流程及具体实施过程，对优化FPGA设计验证流程给出了建设性建议。
|
| 关 键 词： | 逻辑等效性 FPGA 形式化验证 |
Large-scale FPGA Verification with Equivalence Checking Tool |
| |
| Authors: | Yang Wenqiang Men Yongping Ding Zongjie |
| |
| Institution: | Yang Wenqiang Men Yongping Ding Zongjie ( China Academy of Space Technology (Xi＇an) , Xi＇an 710000, China) |
| |
| Abstract: | This paper analyzes the general process of FPGA design verification, and discusses the work flow and implementation process of large-scale FPGA design verification with equivalence checker on the basis of the equivalence verification tool. Some constructive suggestions to optimize the flow of FPGA design verification are proposed. |
| |
| Keywords: | Logic equivalency FPGA Formal verification |
| 本文献已被 维普 等数据库收录！ |
