首页 | 本学科首页   官方微博 | 高级检索  
     检索      

基于FPGA的机载图形加速子系统设计与实现
引用本文:张晓燕,夏伟杰,周建江.基于FPGA的机载图形加速子系统设计与实现[J].航空电子技术,2011,42(4):16-20.
作者姓名:张晓燕  夏伟杰  周建江
作者单位:南京航空航天大学;江苏南京;210016
摘    要:本文设计了一种用于飞机座舱的图形显示加速子系统,该子系统支持字符和2D图形的生成显示,并具有反走样处理功能.为了避免直接读写外部DDR2存储器导致的DDR2操作瓶颈,提出增加缓存模块存储中间计算结果的方法,将计算逻辑和输出逻辑分开,对比较耗时的输出操作进行优化和集中处理以形成流水线操作,以达到实时显示的目的.实际应用结...

关 键 词:图形显示  加速  缓存  FPGA

Design and Implementation of Graphic Acceleration Display Subsystem Based on FPGA
ZHANG Xiao-yan , XIA Wei-jie , ZHOU Jian-jiang.Design and Implementation of Graphic Acceleration Display Subsystem Based on FPGA[J].Avionics Technology,2011,42(4):16-20.
Authors:ZHANG Xiao-yan  XIA Wei-jie  ZHOU Jian-jiang
Institution:(Nanjing University of Aeronautics and Astronautics;Nanjing China;210016)
Abstract:A graphic acceleration engine in aircraft cockpit display system is proposed in this paper.The generation and anti-aliasing processing of characters and 2D graphics are supported in the display system.To avoid the memory bottleneck caused by the direct operations of graphics acceleration engine to DDR2,the output module is separated from the calculate module and a cache is introduced to store the calculated results.By optimizing and centralizing the time-consuming output operations,a pipeline operation is formed to perform real-time display.The results of practical applications show that the proposed method improves the graphic performance,and meets the aircraft display quality and real-time requirements.
Keywords:graphic display  accelerate  cache  FPGA
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号