On mapping a tracking algorithm onto parallel processors |
| |
| Authors: | Pattipati KR Kurien T Lee R-T Luh PB |
| |
| Institution: | Dept. of Electr. & Syst. Eng., Connecticut Univ., Storrs, CT; |
| |
| Abstract: | The problem of mapping the tasks of a multitarget tracking algorithm onto parallel computing architectures to maximize speedup is considered. An asymptotically optimal mapping algorithm is developed and applied to study the effects of task granularity and processor architectures on the speedup. From the simulation results, it is concluded that task granularity and the parallelization of clustering and global hypotheses formation stages of the tracking algorithm are major determinants of speedup |
| |
| Keywords: | |
|
|
