| 基于FPGA的数字锁相环的设计 |
| |
| 作者姓名： | 陈永东 |
| |
| 作者单位： | 太原卫星发射中心技术部 太原030027 |
| |
| 摘 要： | 介绍数字锁相环的基本结构,详细分析基于FPGA的数字锁相环的鉴相器、环路滤波器、压控振荡器各部分的实现方法,并给出整个数字锁相环的实现原理图。仿真结果表明,分析合理,设计正确。
|
| 关 键 词： | 数字锁相环 环路滤波器 FPGA |
Design of Digital PLL Based on FPGA |
| |
| Authors: | Chen Yongdong |
| |
| Institution: | Chen Yongdong |
| |
| Abstract: | This paper discusses the structure of digital PLL.Then it analyzes the realization methods of the phase detector,loop filter and VCO of the digital PLL based on FPGA in detail.It also gives the principle figure of the whole digital PLL.The simulation results indicate that the analysis and design are correct. |
| |
| Keywords: | Digital PLL Loop filter FPGA |
| 本文献已被 CNKI 等数据库收录！ |
| 点击此处可从《》浏览原始摘要信息 |
| 点击此处可从《》下载免费的PDF全文 |
|
