| 高速数据总线研究 |
| |
| 引用本文： | 郭建邦,罗志强.高速数据总线研究[J].北京航空航天大学学报,1990(1):17-21. |
| |
| 作者姓名： | 郭建邦 罗志强 |
| |
| 作者单位： | 北京航空航天大学电子工程系
(郭建邦，罗志强，孙琦)，北京航空航天大学电子工程系(迟学君) |
| |
| 摘 要： | 通过对美国军用标准MIL-STD-1553 B总线协议在高速数据通讯中受到限制的分析,提出了现实解决办法。利用同步信号检出电路的改进和微程序控制器工作模式变化,使码速率提高一倍。上述两种技术的应用较好地解决了计算机高速处理能力和高速信息传输介质之间的瓶颈问题。
|
| 关 键 词： | 数据总线 电子综合 码速率 |
RESEARCH ON HIGH SPEED DATA BUS |
| |
| Guo Jianbang Luo Ziqiang Sun Qi Chi Xuejun.RESEARCH ON HIGH SPEED DATA BUS[J].Journal of Beijing University of Aeronautics and Astronautics,1990(1):17-21. |
| |
| Authors: | Guo Jianbang Luo Ziqiang Sun Qi Chi Xuejun |
| |
| Institution: | Department of Electronic Engineering |
| |
| Abstract: | The research puts forward the methods of solving the problems by analyzing the limitations which MIL-STD-1553 B data bus protocol possesses in high speed data communication.The design doubles the speed of code by improving the circuit of detecting synchronous signal and changing the work mode of microprogram.The application of the techniques solves the bottle-neck problem between the ability of computer to process bulky data and transmission media for high speed information. |
| |
| Keywords: | electrical integration microprogram controller synchronous signal |
| 本文献已被 CNKI 维普 等数据库收录！ |
