首页 | 本学科首页   官方微博 | 高级检索  
     检索      

一种基于FPGA的简易逻辑分析仪
引用本文:周德新,王鹏,范守正,朱鸿霖.一种基于FPGA的简易逻辑分析仪[J].中国民航学院学报,2004,22(5):43-45,49.
作者姓名:周德新  王鹏  范守正  朱鸿霖
作者单位:中国民用航空学院机电工程学院 天津300300 (周德新,王鹏,范守正),中国民用航空学院机电工程学院 天津300300(朱鸿霖)
基金项目:中国民航学院科研资助项目(2121106-24)
摘    要:基于FPGA的逻辑分析仪是以可编程逻辑器件ACEX1K30TC144-3为控制核心,由输入电平调理模块、数据采集模块、数据处理模块、数据存储模块、信号输出模块等组成。数据采集模块、数据处理模块和数据存储模块全部由可编程逻辑器件内部实现,其中数据存储模块有效地利用了FPGA内部的RAMIP核,提高了系统的工作速度及可靠性。系统的采样速率最高可达1MHz,存储深度为1k。系统的硬件电路精炼,稳定性好。逻辑分析仪输出到示波器上同时显示被测的8路信号,十分清晰、稳定。

关 键 词:可编程逻辑器件  FPGA  数据存储  逻辑分析
文章编号:1001-5000(2004)05-0043-03

Introduction of FPGA Based Compact Logic Analysis Instrument
ZHOU De-xin,WANG Peng,FAN Shou-zheng,ZHU Hong-lin.Introduction of FPGA Based Compact Logic Analysis Instrument[J].Journal of Civil Aviation University of China,2004,22(5):43-45,49.
Authors:ZHOU De-xin  WANG Peng  FAN Shou-zheng  ZHU Hong-lin
Abstract:The article summarizes that the FPGA based logic analysis instrument uses the programmable logic device ACEX1K30TC144-3 as its controlling core,which is integrated into the electric recuperated block,data collected block,data processing block,data storage block,and signal output block, etc.,with the data collected block,data processing block and data storage block all being realized by programmable logic device inner part.The availability of the data storage block makes the use of the RAM IP inner part of FPGA effective to increase the system's processing speed and reliability.The speed-rate of sampling is up to 1 MHz,and storage depth 1 k.The system's hardware electric circuit is of high quality.The stability is therefore guaranteed.The signals of 8 channels output of the logic analysis instrument can be shown in the oscilloscope at the same time,and the waveform is very clear and stable.
Keywords:the programmble logic device  FPGA  data storage  logic analysis  
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号